Rambus Showcases Silicon Verified Demo

All hardware or software issues that do not have a specific forum go here.

Moderator: The Mod Squad

Rambus Showcases Silicon Verified Demo

Postby Oylpann » Tue Sep 26, 2006 12:51 pm

HotHardware.com

Rambus Showcases Silicon Verified Demo
Compliant with Gen2 Revision 0.5 Specification for PCI Express

Seamlessly integrated digital controller and PHY solution for next generation PC and peripheral interconnect...

Los Altos, California, United States - 09/25/2006 Rambus Inc. (Nasdaq: RMBS), one of the world's premier technology licensing companies specializing in high-speed chip interfaces, today announced the availability of its Gen2 Total Solution silicon demo, a complete communications interface solution featuring an integrated digital controller and PHY implementation for the next generation of PCI Express(R) technology. At a 5.0 Gbps transfer rate, Gen2 offers twice the bandwidth performance of its predecessor. The Gen2 demo will be introduced at the Intel Developer Forum (IDF), September 26-28, 2006; Moscone Center, San Francisco, CA.

Rambus Gen2 is a complete communications interface solution for the expected PCI Express Base Specification, revision 2.0 requirements. Rambus PHYs support the PMA and PCS layers of the PCI Express specification. Rambus digital controllers are available as root complex, switch port, end point and hybrid (end point/root complex) device types. The advanced features, bandwidth and scalability of Gen2 meet the high performance requirements of next-generation graphics, desktop, mobile, server, and consumer platforms.

"The Rambus Gen2 PHY represents the latest technology advancement in PCI Express, supporting up to 160 Gbps bandwidth," said Rich Warmke, Director of Marketing for Platform Solutions at Rambus Inc. "In addition, the Gen2 PHY functions as a multi-protocol cell for Gigabit Ethernet, XAUI and double XAUI applications."

The Gen2 demo shows a PCI Express PHY implemented in TSMC's 90nm GT process technology. Demo features include:

5.0 Gbps transfer rate, shown in x1 lane width
"Board-to cable-to board" data
Scope showing PHY eye diagram
DLL and TL transactions demonstrated with LeCroy protocol analyzer
Digital controller for expected PCI Express Gen2 specification (Data Link Layer and Transaction Layer) demonstrated in FPGA

MORE HERE
"You cant hug your family with Nuclear Arms"

Asus F2A85-V Pro
AMD A10-5800K APU @ 4.5GHz
8GB G. Skill 1866
550w PSU
Hyper 212 Evo
Oylpann
Black Belt 3rd Degree
Black Belt 3rd Degree
 
Posts: 3844
Joined: Wed Nov 10, 2004 7:42 pm
Location: Oklahoma City, OK

Return to General

Who is online

Users browsing this forum: No registered users and 2 guests