T-Bred

All hardware or software issues that do not have a specific forum go here.

Moderator: The Mod Squad

T-Bred

Postby Noober » Thu May 16, 2002 3:21 pm

HI, anyone know if the new Thoroughbreds will fit the current motherboards ? My firend has an abit kr7a 133 and asked me but i dont know the answer.


TIA
Noober
Green Belt
Green Belt
 
Posts: 153
Joined: Fri Mar 01, 2002 1:01 am
Location: Miami, Florida

Postby datektrader21 » Thu May 16, 2002 4:58 pm

yes sir i believe it will but update your bios just to be safe.
datektrader21
Black Belt 1st Degree
Black Belt 1st Degree
 
Posts: 1432
Joined: Wed Aug 15, 2001 12:01 am
Location: L.A.

Postby jsc1973 » Sat May 18, 2002 12:30 pm

The T-bred is nothing but an Athlon XP that has undergone a die-shrink to .13 micron. At worst, all that will be needed to support it is a BIOS update.
jsc1973
Green Belt
Green Belt
 
Posts: 207
Joined: Wed Apr 25, 2001 12:01 am
Location: Garner NC

Postby atang1 » Thu May 23, 2002 10:39 am

It hasn't been die shrinked to 0.13 micron yet, until next year comes along for the real 2 ghz stuff according to news from AMD. AMD is still fine tuning the 0.18 micron lithography. If they shriunk the die, the core voltage is going much lower to about 1.2 volts. The rule of thumb of core voltage relationship with submicron rule is about 0.9 of core voltage divided by 10 for submicron line width. But the mask today(same size) can be shrinking line width by phase shift(which is not exact) of light source and 0.15-0.16 micron could be what their Germany plant is doing. The isolation region has a wider line width by default which improves sustaining core voltage.

The Athlon XP has some design changes in the circuits, and it runs higher data transfer rate than the T'bird Athlon. Next year the Oeptron(hammer) 64 bit cpu will be impressive.

In comparison, P4 core votage is 1.5 volts(due to phase shift light source to 0.11(0.13 norm) micron and isolation line width increased to 0.17 micron by default), but their gate oxide is so thin that 1.25 volts became the limit to prevent punch thru on the I/O transistors.
atang1
 


Return to General

Who is online

Users browsing this forum: No registered users and 4 guests